User contributions
From The ECRYPT Hash Function Website
(newest | oldest) View (newer 20 | older 20) (20 | 50 | 100 | 250 | 500)
- 15:53, 22 May 2012 (diff | hist) . . (-3,599) . . m SHA-3 Hardware Implementations Round Three (→Low-Area Implementations (ASIC))
- 15:51, 22 May 2012 (diff | hist) . . (-139) . . m SHA-3 Hardware Implementations Round Three (→High-Speed Implementations (ASIC))
- 15:50, 22 May 2012 (diff | hist) . . (-19,564) . . m SHA-3 Hardware Implementations Round Three (→High-Speed Implementations (ASIC))
- 15:47, 22 May 2012 (diff | hist) . . (-4,338) . . m SHA-3 Hardware Implementations Round Three (→Low-Area Implementations (FPGA))
- 15:45, 22 May 2012 (diff | hist) . . (-35,549) . . m SHA-3 Hardware Implementations Round Three
- 15:38, 22 May 2012 (diff | hist) . . (+1,300) . . m SHA-3 Hardware Implementations Round Three
- 14:50, 22 May 2012 (diff | hist) . . (+402) . . m SHA-3 Hardware Implementations Round Three
- 12:30, 22 May 2012 (diff | hist) . . (+32) . . m SHA-3 Hardware Implementations Round Three
- 12:26, 22 May 2012 (diff | hist) . . (+177,923) . . Nm SHA-3 Hardware Implementations Round Three (Created a scratch page for building the round three page)
- 12:19, 22 May 2012 (diff | hist) . . (+177,798) . . Nm SHA-3 Hardware Implementations Round Two (Created archived version of round two page) (current)
- 14:29, 20 January 2011 (diff | hist) . . (+49) . . m SHA-3 Hardware Implementations (→All 14 Round-Two Candidates: Updated results according to latest revision of the paper on Eprint)
- 13:57, 20 January 2011 (diff | hist) . . (-341) . . m SHA-3 Hardware Implementations (→High-Speed Implementations (FPGA): Updated results from Homsirikamol et al. (from revised Eprint paper version))
- 12:13, 20 January 2011 (diff | hist) . . (+29) . . m SHA-3 Hardware Implementations (→All 14 Round-Two Candidates: Updated source code availability)
- 12:12, 20 January 2011 (diff | hist) . . (+1,623) . . m SHA-3 Hardware Implementations (→High-Speed Implementations (FPGA): Updated source code availability for reference [30])
- 11:31, 22 November 2010 (diff | hist) . . (+588) . . m SHA-3 Hardware Implementations (→High-Speed Implementations (ASIC): Added link for HDL sources for Guo et al. [35])
- 11:24, 22 November 2010 (diff | hist) . . (+42) . . m SHA-3 Hardware Implementations (→All 14 Round-Two Candidates: Added link to HDL source)
- 11:11, 9 November 2010 (diff | hist) . . (+383) . . m SHA-3 Hardware Implementations (→Low-Area Implementations (FPGA): Added Virtex 5 result from updated [27])
- 11:09, 9 November 2010 (diff | hist) . . (0) . . m SHA-3 Hardware Implementations (→Low-Area Implementations (ASIC): Updated ref [27])
- 11:08, 9 November 2010 (diff | hist) . . (+19) . . m SHA-3 Hardware Implementations (→References: Updated ref [27])
- 09:30, 19 October 2010 (diff | hist) . . (+868) . . m SHA-3 Hardware Implementations (→Low-Area Implementations (FPGA): Added results from El Hadedy et al. ([41]))
(newest | oldest) View (newer 20 | older 20) (20 | 50 | 100 | 250 | 500)